






PORT_EN = 0, should put the
 JTAG/SWD pins into Hi-Z
 state... that is:
 TCK TMS TDI TDO nTRST nRESET

Level Shifting
 - Debugger: 3.3V
 - Target: 1.8 to 5.5V



SPI SCK:
 with a Fref=48MHz the possible SCK rates are:
 24*, 12, 8, 6, 4.8, 4, ... MHz
 so maybe isolate one GCLK for Fref of the SPIs
 then the possible rates can be a bit more dense

- SPI1_SCKD TP2 CLK
- SPI2_SCKD
- SPI3_SCKD
- SELECTD TP3
- SPI2_SS
- SPI3_SS
- SPI1_DOD SWD_DO
- SPI1_DID SWD_DI_ALT
- SPI2_DOD TP5 SWD_DO_OE
- SPI3_DOD TP6 CLK_MASK
- SPI3_DID SWD_DI

- SPI1 - Mode 3, Master
 - SWCLK
 - Host phase Data Out
 - Target phase Data In (Alt)
- SPI2 - Mode 3, Slave
 - SWDIO_DIRECTION
- SPI3 - Mode 2, Slave
 - SWCLK_MASK
 - Target phase Data In



RST=1 = nRESET Drive Low
 RST=0 = nRESET 100k pull up



Sheet: /SWD/		File: swd.kicad_sch	
Title:			
Size: A4	Date:	Rev:	
KiCad E.D.A. kicad 7.0.11+1		Id: 2/2	